Revision 53

View differences:

trunk/librairies/polytech_ge_beta/cny17#2d1/sym_1/master.tag
1
symbol.css
1
symbol.css
trunk/librairies/polytech_ge_beta/cny17#2d1/sym_1/symbol.css
1
L 150 -50 150 -150 -1 0
2
L 200 -150 150 -125 -1 0
3
L 200 -50 150 -75 -1 0
4
L 50 -150 0 -150 -1 0
5
L 50 -115 50 -150 -1 0
6
L 200 -50 250 -50 -1 0
7
L 65 -115 35 -115 -1 0
8
L 50 -50 50 -85 -1 0
9
L 0 -50 50 -50 -1 0
10
L 150 -95 100 -95 -1 0
11
L 100 -200 100 -95 -1 0
12
L 200 -200 200 -150 -1 0
13
L 0 0 0 -200 -1 0
14
L 0 -200 250 -200 -1 0
15
L 250 -200 250 0 -1 0
16
L 250 0 0 0 -1 0
17
L 50 -115 65 -85 -1 0
18
L 65 -85 35 -85 -1 0
19
L 35 -85 50 -115 -1 0
20
L 155 -140 190 -145 -1 0
21
L 190 -145 165 -120 -1 0
22
L -50 -50 0 -50 -1 0
23
T 15 -50 0.000000 0.000000 30 0 0 0 0 1 0
24
A
25
C -50 -50 "A" -80 -50 0 0 30 0 L
26
X "Clock" "False" -50 -50 0 0.000000 30 0 0 0 0 0 0 0 0 
27
L -50 -150 0 -150 -1 0
28
T 15 -150 0.000000 0.000000 30 0 0 0 0 1 0
29
K
30
C -50 -150 "K" -80 -150 0 0 30 0 L
31
X "Clock" "False" -50 -150 0 0.000000 30 0 0 0 0 0 0 0 0 
32
L 100 -250 100 -200 -1 0
33
T 85 -185 0.000000 0.000000 30 0 0 0 0 1 0
34
B
35
C 100 -250 "B" 115 -280 0 0 30 0 L
36
X "Clock" "False" 100 -250 0 0.000000 30 0 0 0 0 0 0 0 0 
37
L 200 -250 200 -200 -1 0
38
T 185 -185 0.000000 0.000000 30 0 0 0 0 1 0
39
E
40
C 200 -250 "E" 215 -280 0 0 30 0 L
41
X "Clock" "False" 200 -250 0 0.000000 30 0 0 0 0 0 0 0 0 
42
L 300 -50 250 -50 -1 0
43
T 205 -50 0.000000 0.000000 30 0 0 0 0 1 0
44
C
45
C 300 -50 "C" 330 -50 0 0 30 0 L
46
X "Clock" "False" 300 -50 0 0.000000 30 0 0 0 0 0 0 0 0 
47
P "VALUE" "CNY17-1" 25 5 0 0.000000 30 0 0 0 0 0 0 0 0 
48
P "REL_CTR" "1" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
49
P "PSPICETEMPLATE" "X^@REFDES %A %K %C %B %E @MODEL PARAMS: ?REL_CTR|REL_CTR=@REL_CTR||REL_CTR=1|" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
50
P "IMPLEMENTATION_PATH" "" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
51
P "IMPLEMENTATION_TYPE" "PSpice Model" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
52
P "IMPLEMENTATION" "CNY17-1" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
53
T -85 -265 0.000000 0.000000 30 0 0 0 0 7 0
54
CNY17-1
1
P "CDS_LMAN_SYM_OUTLINE" "0,0,250,-200" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
2
L 150 -50 150 -150 -1 0
3
L 200 -150 150 -125 -1 0
4
L 200 -50 150 -75 -1 0
5
L 50 -150 0 -150 -1 0
6
L 50 -115 50 -150 -1 0
7
L 200 -50 250 -50 -1 0
8
L 65 -115 35 -115 -1 0
9
L 50 -50 50 -85 -1 0
10
L 0 -50 50 -50 -1 0
11
L 150 -95 100 -95 -1 0
12
L 100 -200 100 -95 -1 0
13
L 200 -200 200 -150 -1 0
14
L 0 0 0 -200 -1 0
15
L 0 -200 250 -200 -1 0
16
L 250 -200 250 0 -1 0
17
L 250 0 0 0 -1 0
18
L 50 -115 65 -85 -1 0
19
L 65 -85 35 -85 -1 0
20
L 35 -85 50 -115 -1 0
21
L 155 -140 190 -145 -1 0
22
L 190 -145 165 -120 -1 0
23
T 85 -185 0 0 30 0 0 0 0 1 0
24
B
25
T 185 -185 0 0 30 0 0 0 0 1 0
26
E
27
T 25 0 0 0 30 0 0 0 0 7 0
28
CNY17-1
29
P "VALUE" "CNY17-1" 25 5 0 0 30 0 0 0 0 0 0 0 0
30
P "REL_CTR" "1" 0 0 0 0 30 0 0 0 0 0 0 0 0
31
P "PSPICETEMPLATE" "X^@REFDES %A %K %C %B %E @MODEL PARAMS: ?REL_CTR|REL_CTR=@REL_CTR||REL_CTR=1|" 0 0 0 0 30 0 0 0 0 0 0 0 0
32
P "IMPLEMENTATION_TYPE" "PSpice Model" 0 0 0 0 30 0 0 0 0 0 0 0 0
33
P "IMPLEMENTATION" "CNY17-1" 0 0 0 0 30 0 0 0 0 0 0 0 0
34
L -50 -50 0 -50 -1 0
35
C -50 -50 "A" -80 -50 0 0 30 0 L
36
X "Clock" "False" -50 -50 0 0 30 0 0 0 0 0 0 0 0
37
X "PIN_TEXT" "A" 15 -50 0 0 30 0 0 0 0 0 1 0 0
38
L -50 -150 0 -150 -1 0
39
C -50 -150 "K" -80 -150 0 0 30 0 L
40
X "Clock" "False" -50 -150 0 0 30 0 0 0 0 0 0 0 0
41
X "PIN_TEXT" "K" 15 -150 0 0 30 0 0 0 0 0 1 0 0
42
L 100 -250 100 -200 -1 0
43
C 100 -250 "B" 115 -280 0 0 30 0 L
44
X "Clock" "False" 100 -250 0 0 30 0 0 0 0 0 0 0 0
45
L 200 -250 200 -200 -1 0
46
C 200 -250 "E" 215 -280 0 0 30 0 L
47
X "Clock" "False" 200 -250 0 0 30 0 0 0 0 0 0 0 0
48
L 300 -50 250 -50 -1 0
49
C 300 -50 "C" 330 -50 0 0 30 0 L
50
X "Clock" "False" 300 -50 0 0 30 0 0 0 0 0 0 0 0
51
X "PIN_TEXT" "C" 205 -50 0 0 30 0 0 0 0 0 1 0 0
52

  
53

  
trunk/librairies/polytech_ge_beta/cny17#2d1/entity/pc.db
1
-- pcdb file, Rev:1.0 written by VAN 05.01-s01 on Sep 16, 2010  11:22:13
1
-- pcdb file, Rev:1.0 written by VAN 05.01-s01 on Sep 20, 2010  10:07:16
trunk/librairies/polytech_ge_beta/cny17#2d1/entity/verilog.v
1
// generated by newgenasym  Thu Sep 16 11:22:13 2010
1
// generated by newgenasym  Mon Sep 20 10:07:16 2010
2 2

  
3 3

  
4 4
module \cny17-1  (a, b, c, e, k);
trunk/librairies/polytech_ge_beta/cny17#2d1/entity/vhdl.vhd
1
-- generated by newgenasym Thu Sep 16 11:22:13 2010
1
-- generated by newgenasym Mon Sep 20 10:07:16 2010
2 2

  
3 3
library ieee;
4 4
use     ieee.std_logic_1164.all;

Also available in: Unified diff