Revision 46 trunk/librairies/polytech_ge_beta/cny17#2d1/entity/verilog.v

View differences:

verilog.v
1 
// generated by newgenasym  Mon Mar 13 13:15:16 2000
1 
// generated by newgenasym  Thu Sep 16 11:22:13 2010
2 2 

  		




  3
  3
  
    

  		




  4
  4
  
    
module \cny17-1  (a, b, c, e, k);


  		




  5
  
  
    
    inout k;


  		




  6
  5
  
    
    inout a;


  		




  7
  6
  
    
    inout b;


  		




  
  7
  
    
    inout c;


  		




  8
  8
  
    
    inout e;


  		




  9
  
  
    
    inout c;


  		




  
  9
  
    
    inout k;


  		




  10
  10
  
    

  		




  11
  11
  
    

  		




  12
  12
  
    
    initial


  		












Also available in:  Unified diff