Statistics
| Revision:

psd-data / trunk / librairies / polytech_ge / db9_rs232 / entity / verilog.v @ 38

History | View | Annotate | Download (289 Bytes)

1
// generated by newgenasym  Thu Sep 16 10:47:50 2010
2

    
3

    
4
module db9_rs232 (\cd* , cts, dsr, dtr, gnd, rts, rxd, txd);
5
    inout \cd* ;
6
    inout cts;
7
    inout dsr;
8
    inout dtr;
9
    inout gnd;
10
    inout rts;
11
    inout rxd;
12
    inout txd;
13

    
14

    
15
    initial
16
        begin
17
        end
18

    
19
endmodule