Revision 320

View differences:

trunk/librairies/polytech_ge/74f04/sym_1/symbol.css
1
L 0 0 0 -200 -1 0
2
L 0 -200 150 -100 -1 0
3
L 150 -100 0 0 -1 0
4
L -50 -100 0 -100 -1 0
5
T 15 -100 0.000000 0.000000 30 0 0 0 0 1 0
6
A
7
C -50 -100 "A" -80 -100 0 0 30 0 L
8
X "FLOAT" "UniqueNet" -50 -100 0 0.000000 30 0 0 0 0 0 0 0 0 
9
X "Clock" "False" -50 -100 0 0.000000 30 0 0 0 0 0 0 0 0 
10
A 166 -100 16 0.000000 359.910000 0
11
T 105 -100 0.000000 0.000000 30 0 0 0 0 1 0
12
Y
13
C 182 -100 "Y*" 230 -100 0 0 30 0 L
14
X "FLOAT" "UniqueNet" 182 -100 0 0.000000 30 0 0 0 0 0 0 0 0 
15
X "Clock" "False" 182 -100 0 0.000000 30 0 0 0 0 0 0 0 0 
16
P "GND" "$G_DGND" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
17
P "VCC" "$G_DPWR" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
18
P "VALUE" "74F04" 150 -150 0 0.000000 30 0 0 0 0 0 0 0 0 
19
P "IO_LEVEL" "0" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
20
P "MNTYMXDLY" "0" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
21
P "IMPL" "" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
22
P "PSPICETEMPLATE" "X^@REFDES %A %Y %VCC %GND @MODEL PARAMS:\n+ IO_LEVEL=@IO_LEVEL MNTYMXDLY=@MNTYMXDLY" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
23
P "IMPLEMENTATION_PATH" "" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
24
P "IMPLEMENTATION_TYPE" "PSpice Model" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
25
P "IMPLEMENTATION" "74F04" 0 0 0 0.000000 30 0 0 0 0 0 0 0 0 
26
T -75 -265 0.000000 0.000000 30 0 0 0 0 5 0
27
74F04
1
C -50 -100 "A" -80 -100 0 1 30 0 L
2
X "FLOAT" "UniqueNet" -50 -100 0.00 0.00 30 0 0 0 0 0 0 0 0
3
X "Clock" "False" -50 -100 0.00 0.00 30 0 0 0 0 0 0 0 0
4
C 182 -100 "Y*" 230 -100 0 1 30 0 L
5
X "FLOAT" "UniqueNet" 182 -100 0.00 0.00 30 0 0 0 0 0 0 0 0
6
X "Clock" "False" 182 -100 0.00 0.00 30 0 0 0 0 0 0 0 0
7
L 0 -200 0 0 -1 0
8
L 0 -200 150 -100 -1 0
9
L 150 -100 0 0 -1 0
10
L -50 -100 0 -100 -1 0
11
A 166 -100 16 0.00 359.91 0
12
T 15 -100 0.00 0.00 30 0 0 0 0 1 0
13
A
14
T 80 -100 0.00 0.00 30 0 0 0 0 1 0
15
Y
16
T -75 -265 0.00 0.00 30 0 0 0 0 5 0
17
74F04
18
P "GND" "$G_DGND" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
19
P "VCC" "$G_DPWR" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
20
P "VALUE" "74F04" 150 -150 0.00 0.00 30 0 0 0 0 0 0 0 0
21
P "IO_LEVEL" "0" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
22
P "MNTYMXDLY" "0" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
23
P "IMPL" "" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
24
P "PSPICETEMPLATE" "X^@REFDES %A %Y %VCC %GND @MODEL PARAMS:\n+ IO_LEVEL=@IO_LEVEL MNTYMXDLY=@MNTYMXDLY" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
25
P "IMPLEMENTATION_PATH" "" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
26
P "IMPLEMENTATION_TYPE" "PSpice Model" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
27
P "IMPLEMENTATION" "74F04" 0 0 0.00 0.00 30 0 0 0 0 0 0 0 0
trunk/librairies/polytech_ge/74f04/entity/master.tag
1
verilog.v
1
verilog.v
trunk/librairies/polytech_ge/74f04/entity/verilog.v
1
// generated by newgenasym  Mon Mar 13 10:32:46 2000
1
// generated by newgenasym  Wed Oct 19 15:43:09 2011
2 2

  
3 3

  
4 4
module \74f04  (a, \y* );
trunk/librairies/polytech_ge/74f04/entity/vhdl.vhd
1
-- generated by newgenasym Mon Mar 13 10:32:46 2000
1
-- generated by newgenasym Wed Oct 19 15:43:09 2011
2 2

  
3 3
library ieee;
4 4
use     ieee.std_logic_1164.all;

Also available in: Unified diff