Statistics
| Revision:

psd-data / trunk / librairies / polytech_ge_beta / mcp9701 / entity / verilog.v @ 214

History | View | Annotate | Download (186 Bytes)

1
// generated by newgenasym  Fri Oct 15 14:25:40 2010
2

    
3

    
4
module mcp9701 (gnd, vdd, vout);
5
    input gnd;
6
    input vdd;
7
    output vout;
8

    
9

    
10
    initial
11
        begin
12
        end
13

    
14
endmodule