Revision 203

View differences:

trunk/librairies/polytech_ge/pont_diode/sym_1/symbol.css
1
P "CDS_LMAN_SYM_OUTLINE" "-250,300,250,-400" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
2
L -250 -400 -250 300 -1 0
3
L -250 -400 250 -400 -1 0
4
L -250 300 250 300 -1 0
5
L 250 300 250 -400 -1 0
6
L 200 -350 200 0 -1 16
7
L 200 0 0 -200 -1 16
8
L 200 0 0 200 -1 16
9
L -200 0 0 200 -1 16
1
C -300 -350 "AC1" -322 -350 0 1 22 0 R
2
C 300 250 "V+" 325 250 0 1 22 0 L
3
X "PIN_TEXT" "+" -75 200 0.00 0.00 47 0 0 0 0 0 1 0 82
4
C 300 -250 "V-" 325 -250 0 1 22 0 L
5
X "PIN_TEXT" "-" -50 -250 0.00 0.00 47 0 0 0 0 0 1 0 82
6
C -300 0 "AC" -322 0 0 1 22 0 R
7
L -300 0 -200 0 -1 0
8
L -200 0 0 -200 -1 16
9
L 0 200 -200 0 -1 16
10
L 0 200 200 0 -1 16
10 11
L 0 200 0 250 -1 16
11
L 0 -200 -200 0 -1 16
12
L 0 -200 200 0 -1 16
12 13
L 0 -200 0 -250 -1 16
13
L 50 -100 100 -150 -1 16
14
L -100 -150 -50 -100 -1 16
15
L -100 150 -50 100 -1 16
16
L 150 -100 75 -125 -1 16
17
L 150 -100 100 -50 -1 16
18
L 100 -50 75 -125 -1 16
19
L -75 -125 -100 -50 -1 16
20
L -150 -100 -75 -125 -1 16
21
L -100 -50 -150 -100 -1 16
22
L 75 125 100 50 -1 16
23
L 100 50 150 100 -1 16
24
L 150 100 75 125 -1 16
25
L 50 100 100 150 -1 16
26
L -75 125 -150 100 -1 16
27
L -150 100 -100 50 -1 16
28
L -100 50 -75 125 -1 16
29
P "PACK_TYPE" "GBPC-W" 150 -425 0 0 22 0 0 0 0 0 1 0 0
30
P "$LOCATION" "?" -250 325 0 0 22 0 0 0 0 0 1 0 0
31
P "PART_NAME" "PONT_DIODE" 0 0 0 0 22 0 0 0 0 0 0 0 0
32
P "NEEDS_NO_SIZE" "TRUE" 25 75 0 0 22 0 0 0 0 0 0 0 0
33
P "$PATH" "?" 25 25 0 0 22 0 0 0 0 0 0 0 0
34 14
L 300 -250 0 -250 -1 0
35
C 300 -250 "V-" 325 -250 0 1 22 0 L
36
X "PIN_TEXT" "-" -50 -250 0 0 47 0 0 0 0 0 1 0 82
15
L 200 -350 200 0 -1 16
37 16
L 300 250 0 250 -1 0
38
C 300 250 "V+" 325 250 0 1 22 0 L
39
X "PIN_TEXT" "+" -75 200 0 0 47 0 0 0 0 0 1 0 82
40 17
L -300 -350 200 -350 -1 0
41
C -300 -350 "AC1" -322 -350 0 1 22 0 R
42
L -300 0 -200 0 -1 0
43
C -300 0 "AC" -322 0 0 1 22 0 R
44

  
45

  
18
L -75 125 -150 100 -1 16
19
L -100 50 -75 125 -1 16
20
L -150 100 -100 50 -1 16
21
L -50 100 -100 150 -1 16
22
L 100 50 150 100 -1 16
23
L 75 125 100 50 -1 16
24
L 150 100 75 125 -1 16
25
L 100 150 50 100 -1 16
26
L -100 -50 -150 -100 -1 16
27
L -75 -125 -100 -50 -1 16
28
L -150 -100 -75 -125 -1 16
29
L -50 -100 -100 -150 -1 16
30
L 100 -150 50 -100 -1 16
31
L 100 -50 75 -125 -1 16
32
L 150 -100 75 -125 -1 16
33
L 150 -100 100 -50 -1 16
34
P "$LOCATION" "?" -275 200 0.00 0.00 22 0 0 0 0 0 1 0 0
35
P "$PATH" "?" 25 25 0.00 0.00 22 0 0 0 0 0 0 0 0
36
P "NEEDS_NO_SIZE" "TRUE" 25 75 0.00 0.00 22 0 0 0 0 0 0 0 0
37
P "PART_NAME" "PONT_DIODE" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
38
P "PACK_TYPE" "GBPC-W" 150 -425 0.00 0.00 22 0 0 0 0 0 1 0 0
39
P "CDS_LMAN_SYM_OUTLINE" "-250,300,250,-400" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
trunk/librairies/polytech_ge/pont_diode/sym_2/master.tag
1
symbol.css
trunk/librairies/polytech_ge/pont_diode/sym_2/symbol.css
1
C 200 100 "V+" 225 100 0 1 22 0 L
2
X "PIN_TEXT" "+" 100 100 0.00 0.00 47 0 0 0 0 0 1 0 82
3
C 200 -100 "V-" 225 -100 0 1 22 0 L
4
X "PIN_TEXT" "-" 100 -100 0.00 0.00 47 0 0 0 0 0 1 0 82
5
C -200 100 "AC" -222 100 0 1 22 0 R
6
C -200 -100 "AC1" -222 -100 0 1 22 0 R
7
L 150 -150 -150 -150 -1 16
8
L 150 -150 150 150 -1 16
9
L 150 -150 50 -50 -1 16
10
L -150 -150 -150 150 -1 16
11
L -150 150 -50 50 -1 16
12
L -150 150 150 150 -1 16
13
L 25 0 -25 -50 -1 16
14
L 25 0 75 0 -1 16
15
L -25 50 25 0 -1 16
16
L -25 -50 -25 50 -1 16
17
L -200 -100 -150 -100 -1 0
18
L -200 100 -150 100 -1 0
19
L 200 -100 150 -100 -1 0
20
L 200 100 150 100 -1 0
21
L 25 50 25 -50 -1 16
22
L -75 0 -25 0 -1 16
23
A -25 -100 25 180.00 0.00 16
24
A -75 -100 25 0.00 180.00 16
trunk/librairies/polytech_ge/pont_diode/entity/verilog.v
1
// generated by newgenasym  Wed Sep 29 14:02:10 2010
1
// generated by newgenasym  Mon Oct 18 14:31:48 2010
2 2

  
3 3

  
4 4
module pont_diode (ac, ac1, \v+ , \v- );
trunk/librairies/polytech_ge/pont_diode/entity/vhdl.vhd
1
-- generated by newgenasym Wed Sep 29 14:02:10 2010
1
-- generated by newgenasym Mon Oct 18 14:31:48 2010
2 2

  
3 3
library ieee;
4 4
use     ieee.std_logic_1164.all;
5 5
use     work.all;
6
entity pont_diode is
6
entity PONT_DIODE is
7 7
    port (    
8 8
	AC:        INOUT  STD_LOGIC;    
9 9
	AC1:       INOUT  STD_LOGIC;    
10 10
	\v+\:      INOUT  STD_LOGIC;    
11 11
	\v-\:      INOUT  STD_LOGIC);
12
end pont_diode;
12
end PONT_DIODE;

Also available in: Unified diff