Statistics
| Revision:

psd-data / trunk / librairies / polytech_ge_beta / tr36va_18 / entity / verilog.v @ 141

History | View | Annotate | Download (237 Bytes)

1
// generated by newgenasym  Fri Oct 01 16:09:22 2010
2

    
3

    
4
module tr36va_18 (n, p, s1n, s1p, s2n, s2p);
5
    inout n;
6
    inout p;
7
    inout s1n;
8
    inout s1p;
9
    inout s2n;
10
    inout s2p;
11

    
12

    
13
    initial
14
        begin
15
        end
16

    
17
endmodule