Revision 141 trunk/librairies/polytech_ge_beta/ltsr6_np/entity/verilog.v

View differences:

verilog.v
1
// generated by newgenasym  Thu Sep 30 15:14:20 2010
1
// generated by newgenasym  Mon Oct 04 15:30:07 2010
2 2

  
3 3

  
4 4
module ltsr6_np (\0v , in1, in2, in3, out1, out2, out3, out_mes, plus, ref);

Also available in: Unified diff