Statistics
| Revision:

psd-data / trunk / librairies / polytech_ge / capacite / entity / verilog.v @ 14

History | View | Annotate | Download (156 Bytes)

1
// generated by newgenasym  Fri Sep 10 11:06:35 2010
2

    
3

    
4
module capacite (a, b);
5
    inout a;
6
    inout b;
7

    
8

    
9
    initial
10
        begin
11
        end
12

    
13
endmodule