Statistics
| Revision:

psd-data / trunk / librairies / polytech_ge_beta / he20 / entity / verilog.v @ 105

History | View | Annotate | Download (518 Bytes)

1
// generated by newgenasym  Wed Sep 29 13:45:47 2010
2

    
3

    
4
module he20 (gnd1, gnd2, p1, p10, p11, p12, p13, p14, p15, p16, p2, p3, p4, p5,
5
        p6, p7, p8, p9, vdd1, vdd2);
6
    input gnd1;
7
    input gnd2;
8
    inout p1;
9
    inout p10;
10
    inout p11;
11
    inout p12;
12
    inout p13;
13
    inout p14;
14
    inout p15;
15
    inout p16;
16
    inout p2;
17
    inout p3;
18
    inout p4;
19
    inout p5;
20
    inout p6;
21
    inout p7;
22
    inout p8;
23
    inout p9;
24
    input vdd1;
25
    input vdd2;
26

    
27

    
28
    initial
29
        begin
30
        end
31

    
32
endmodule